A new timing measurement architecture based on the time-to-digital conversion technique is presented. The architecture occupies a small silicon area (200µm by 185µm) in a 0.12µm CMOS process and can achieve tens of femtoseconds timing resolution which is the highest reported to-date.
the time-to-digital conversion (TDC) technique [2] . The architecture has three components: an analogue mixer, a low-pass filter (LPF) and an analogue-to-digital converter (ADC). The mixer and the LPF converts a phase difference (time) between the input and a reference signal into a dc voltage, V dc , that is proportional to the phase difference. The ADC converts this dc voltage into a digital output code, (D 0 to D N ), which corresponds to the time difference between the input signal and the reference signal. In implementing the TM architecture, it is necessary to keep the design as simple as possible to minimise the area overhead, yet capable of achieving the required timing resolution. These characteristics are requisites if such architectures are to be integrated on the same silicon as the DUT. An additional requirement is that the TM architecture must operate at a power supply voltage of 1.2V required by the chosen technology. This has the benefit of being low power and compatible with modern CMOS technologies. As a result of these requisites, a cascode mixer (Fig.2) was chosen.
Transistors M3 and M4 form a constant current source, the inputs, Vin and Vref, are applied to the gates of transistors M1 and M2 respectively and the resulting modulated output is taken from the drains of transistors M2 and M4. To realise the LPF of the proposed TM architecture, a 2 nd -order switched-capacitor (SC) filter with f c = 100 kHz was used. To reduce charge injection and clock feedthrough, dummy transistors and an appropriate clocking scheme was used. The key to achieving femtosecond timing resolution using the proposed architecture is the implementation of a high resolution ADC. Hence, the ∆Σ ADC was selected as apposed to Nyquist rate ADCs due to it's high resolution and it's conversion accuracy does not depend on precise component matching. The ∆Σ ADC ( Fig. 1) consists of a ∆Σ modulator and a decimation filter. There exists numerous ∆Σ ADC architectures [6] and the choice usually involves trade-offs between resolution, circuit complexity and stability. Through extensive simulations, we have found that a 1 st -order ∆Σ ADC with an oversampling ratio (OSR) of 32 is sufficient to achieve femtosecond timing resolution avoiding stability and complexity issues often associated with higher-order converters. The 1 st -order modulator (Fig. 3 ) is based on a SC implementation, where Φ1 and Φ2 are non-overlapped clocks. Φ1d and Φ2d have their falling edges delayed compared to Φ1 and Φ2 to reduce charge injection. VrefP and VrefM are reference voltages required by the DAC of the ∆Σ modulator. The operational amplifier (OPAMP) used in the integrator is a critical element in the ∆Σ modulator. Any integrator leakage resulting from the finite dc gain of the opamp reduces the modulator attenuation of the quantization noise at low frequencies. Hence, the required minimum dc gain is chosen slightly larger than the OSR. The OPAMP (Fig. 4) employed in the modulator (Fig.3) is based on the folded cascode topology [6] . The bias circuitry is not shown for simplicity. The OPAMP transistor sizes have been designed to achieve a DC gain of 60dB. Numerous topologies of decimation filters have been reported with various tradeoffs in complexity and performance. In order to meet our key requisites, (small area, low voltage and high resolution capability), a sinc filter based on the accumulate and dump architecture [6] was selected. This type of filter outputs a running average of the single bit input data stream form the modulator. The filter's topology consists of a counter, a clock divider and a register making it economically suitable for TM architectures as it is small and easy to integrate.
Results:
To verify the performance of the proposed TM architecture, simulations were made using BSIM3v3 foundry models for a 0.12µm CMOS process. Fig. 5 shows the output of the LPF when an input phase delay of two 1 GHz clock signals is varied from 0 to 500fs. As expected, there is a linear relationship between the voltage output and the phase difference of the input. It should be noted that this linearity is achieved over femtoseconds range through the use of the analogue mixer and LPF architecture. This is currently not achievable with TM architectures based on time-to-voltage conversion [4] reported to-date and this is a key requisite to achieving TM architectures with femtosecond resolution. To further demonstrate the operation of the proposed TM architecture, Fig. 6 shows a simulation with two input clock signals (Clock_in and Clock_ref) with a phase difference (∆Φ) of 40fs. The output from the mixer and the LPF is shown in the third and forth plots respectively and the output from the ∆Σ modulator is shown in the fifth plot. The total silicon area of the proposed TM architecture is 200µm by 185µm, making it ideal for on-chip time measurements.
Conclusion:
A new on-chip time measurement architecture based on the TDC method is proposed.
This has been achieved through appropriate selection of mixer, filter and data conversion techniques.
Simulations using BSIM3v3 models for a 0.12µm CMOS process show that measurements are capable with a resolution of 40fs which is the highest reported to-date. Such timing resolution is needed for future VLSI devices. Table 1 Recent work on Time Measurement
Timing Measurement Architecture
Timing Resolution Flash [1] 5ps Vernier delay line [2] 5ps Time-to-Voltage Conversion [3] 14ps Pulse Shrinking [4] 57.3ps Programmable Time-to-Voltage Conversion [5] 103ps 
